optimization choices with slice LUT and slice registers in Xilinx FPGA

optimization choices with slice LUT and slice registers in Xilinx FPGA

Has anybody has any idea, that in Xilinx FPGAs when Slice LUTs are used
and Slice Registers are used? What are the various design choices that one
can have to explicitly target one of these particular resources.